

Brief Profile

Name:	Deepak Nagar
Date of Birth:	19-01-88
Educational Qualification:	
<i>Ph. D.</i>	
<i>M. Tech</i>	NITTTR, Chandigarh (Pursuing)
<i>B. Tech</i>	UPTU, Lucknow
Work Experience:	
• <i>Teaching</i>	7 Years
• <i>Research/ Industry/</i>	-
E-mail ID:	deepak.nagar@miet.ac.in
Contact No:	+91-9045271083
Area/Subjects of Interest	Analog Circuits, Digital Electronics
Teaching:	
<i>Subjects Taught at UG level</i>	Electronic Circuits, Digital Electronics
<i>Subjects Taught at PG level</i>	-
Research Guidance	
<i>No. of Ph.D./M.Tech Guided</i>	-
Research Publications	
• Journals	1
• Conferences	-
• Book Chapters	-
Patent/IPR	-
(Books Published etc.)	
No. of National/International Conferences attended/ Paper Presented	-
STC/FDP/Summer/Winter Schools/Workshops/Seminars attended	-
Memberships of the Professional Societies	-
Awards/Honors	-
Any other relevant Information	Qualified GATE 2011, 2012, 2013.

LIST OF PUBLICATIONS

Journal Papers

1. Rajesh Mehra, Deepak Nagar and Vinayak Yadav, "Effect of Windowing Methods on Performance of FIR filter Design," in IJSRET Volume 2 Issue 6, pp. 385-388, September 2013.